Technology

59207 readers

2520 users here now

This is a most excellent place for technology news and articles.

Our Rules

Follow the lemmy.world rules.
Only tech related content.
Be excellent to each another!
Mod approved content bots can post up to 10 articles per day.
Threads asking for personal tech support may be deleted.
Politics threads may be removed.
No memes allowed as posts, OK to post as comments.
Only approved bots from the list below, to ask if your bot can be added please contact us.
Check for duplicates before posting, duplicates may be removed

Approved Bots

founded 1 year ago

MODERATORS

[email protected]

RISC-V adoption predicted to get AI boost — forecast shows 50% growth every year until 2030 for the open-standard ISA (www.tomshardware.com)

submitted 5 months ago by [email protected] to c/[email protected]

9 comments fedilink hide all child comments

publicação cruzada de: https://lemmy.eco.br/post/5209379

RISC-V seems to be gaining more traction and more space in the media.

you are viewing a single comment's thread
view the rest of the comments

[–] [email protected] 9 points 5 months ago

The raison d'être for RISC-V is domain-specific architecture. Currently, computational demands are growing exponentially (especially with AI), but Moore's Law is ending, which means we can no longer meet our computational demands by scaling single-core speed on general-purpose CPUs. Instead, we are needing to create custom architectures for handling particular computational loads to eke out more performance. Things like NPUs, TPUs, etc.

The trouble is designing and producing these domain-specific architectures is expensive af, especially given the closed-source nature of computer hardware at the moment. And all that time, effort, and money just to produce a niche chip used for a niche application? The economics don't economic.

But with an open ISA like RISC-V, it's both possible and legal to do things like create an open-source chip design and put it on GitHub. In fact, several of those exist already. This significantly lowers the costs of designing domain-specific architectures, as you can now just fork an existing chip and make some domain-specific modifications/additions. A great example of this is PERCIVAL: Open-Source Posit RISC-V Core with Quire Capability. You could clone their repo and spin up their custom RISC-V posit chip on an FPGA today if you wanted to.