this post was submitted on 07 May 2024
73 points (96.2% liked)

Technology

59207 readers
2903 users here now

This is a most excellent place for technology news and articles.


Our Rules


  1. Follow the lemmy.world rules.
  2. Only tech related content.
  3. Be excellent to each another!
  4. Mod approved content bots can post up to 10 articles per day.
  5. Threads asking for personal tech support may be deleted.
  6. Politics threads may be removed.
  7. No memes allowed as posts, OK to post as comments.
  8. Only approved bots from the list below, to ask if your bot can be added please contact us.
  9. Check for duplicates before posting, duplicates may be removed

Approved Bots


founded 1 year ago
MODERATORS
you are viewing a single comment's thread
view the rest of the comments
[–] [email protected] 2 points 6 months ago* (last edited 6 months ago)

Part of the SoC makes a lot of sense but I'd still like to have an expansion option. Or, well, actually, maybe connecting it up via PCIe might be sufficient, latency is going to take a serious hit but if there's gigabytes of HBM on the chip acting essentially as cache it's probably fine for pretty much all practical workloads. Gigantic memory requirements don't tend to come with purely random access patterns.

OTOH that definitely puts the "N" in "NUMA". I doubt any OS but Linux could deal with the thing sanely.